

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
28 July 2005 (28.07.2005)

PCT

(10) International Publication Number
WO 2005/069261 A1

(51) International Patent Classification⁷: **G09G 3/20**

Property, & Standards, Cross Oak Lane, Redhill Surrey
RH1 5HA (GB).

(21) International Application Number:
PCT/IB2005/050025

(74) Agents: **WILLIAMSON, Paul, L.** et al.; c/o Philips Intellectual Property & Standards, Cross Oak Lane, Redhill, Surrey RH1 5HA (GB).

(22) International Filing Date: 4 January 2005 (04.01.2005)

(25) Filing Language: English

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(26) Publication Language: English

(30) Priority Data:
0400109.5 6 January 2004 (06.01.2004) GB

(71) Applicant (for all designated States except US): **KONINKLIJKE PHILIPS ELECTRONICS N.V.** [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).


(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, MC, NL, PL, PT, RO,

(72) Inventors; and

(75) Inventors/Applicants (for US only): **HECTOR, Jason, R.** [GB/GB]; c/o Philips Intellectual Property, & Standards, Cross Oak Lane, Redhill Surrey RH1 5HA (GB). **DEANE, Steven, C.** [GB/GB]; c/o Philips Intellectual

[Continued on next page]

(54) Title: DISPLAY DEVICE AND DRIVING METHOD



(57) Abstract: A display controller (40), comprising: a processor (62) for providing row selection pulses (52, 54, 56) for a display comprising M rows of pixels, the row selection pulses (52, 54, 56) having respective durations ($t_1, t_2, t_3 \dots t_M$) that increase from the pulse (52) for row 1 to the pulse (56) for row M. The processor (62) may retime image data (72) for synchronisation with the increase in the pulse duration, for example by writing incoming data (72) in to a buffer (64) at the rate the incoming data (72) is received and reading the data out from the buffer (64) at a rate corresponding to the increase in the pulse duration. Also described is a display device comprising the display controller (40), and a method of driving the display device using the display controller (40). The increase in row selection pulse duration ($t_1, t_2, t_3 \dots t_M$) is arranged to correspond, with a desired level of precision, to an increasing charging time of the pixels of the rows.



WO 2005/069261 A1